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1. General  description
The 74LVC4245A is an octal dual supply translating transceiver featuring non-inverting 
3-state bus compatible outputs in both send and receive directions. It is designed to 
interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply environment.
The device features an output enable input (pin OE) for easy cascading and a 
send/receive input (pin DIR) for direction control. Pin OE controls the outputs so that the 
buses are effectively isolated.
In suspend mode, when VCC(A) is zero, there will be no current flow from one supply to the 
other supply. The A-outputs must be set 3-state and the voltage on the A-bus must be 
smaller than Vdiode (typical 0.7 V).
VCC(A)  VCC(B), except in suspend mode.
2.  Features and benefits
 5 V tolerant inputs/outputs, for interfacing with 5 V logic
 Wide supply voltage range:
 3 V bus (VCC(B)): 1.5 V to 3.6 V
 5 V bus (VCC(A)): 1.5 V to 5.5 V
 CMOS low-power consumption
 Direct interface with TTL levels
 Inputs accept voltages up to 5.5 V
 High-impedance when VCC(A) = 0 V
 Complies with JEDEC standard no. JESD8B/JESD36
 ESD protection:
 HBM JESD22-A114F exceeds 2000 V
 MM JESD22-A115-A exceeds 200 V
 Multiple package options
 Specified from 40 C to +85 C and 40 C to +125 C
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3. Ordering  information
 
4. Functional  diagram
 
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74LVC4245AD 40 C to +125 C SO24 plastic small outline package; 24 leads; 
body width 7.5 mm
SOT137-1
74LVC4245ADB 40 C to +125 C SSOP24 plastic shrink small outline package; 24 leads; 
body width 5.3 mm
SOT340-1
74LVC4245APW 40 C to +125 C TSSOP24 plastic thin shrink small outline package; 24 leads; 
body width 4.4 mm
SOT355-1
74LVC4245ABQ 40 C to +125 C DHVQFN24 plastic dual in-line compatible thermal enhanced 
very thin quad flat package; no leads; 24 terminals; 
body 3.5  5.5  0.85 mm
SOT815-1
Fig 1. IEC Logic symbol Fig 2. Logic diagram
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5. Pinning  information
5.1 Pinning
 
5.2 Pin description
 
(1) This is not a supply pin. The substrate is attached to this 
pad using conductive die attach material. There is no 
electrical or mechanical requirement to solder this pad. 
However, if it is soldered, the solder land should remain 
floating or be connected to GND.
Fig 3. Pin configuration SO24 and (T)SSOP24 Fig 4. Pin configuration DHVQFN24
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Table 2. Pin description
Symbol Pin Description
VCC(A) 1 supply voltage (5 V bus)
VCC(B) 23, 24 supply voltage (3 V bus)
GND 11, 12, 13 ground (0 V)
DIR 2 direction control
A[0:7] 3, 4, 5, 6, 7, 8, 9, 10 data input or output
B[0:7] 21, 20, 19, 18, 17, 16, 15, 14 data input or output
OE 22 output enable input (active LOW)74LVC4245A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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6. Functional  description
 
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
7. Limiting  values
 
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SO24 packages: above 70 C the value of Ptot derates linearly with 8 mW/K.
For (T)SSOP24 packages: above 60 C the value of Ptot derates linearly with 5.5 mW/K.
For DHVQFN24 packages: above 60 C the value of Ptot derates linearly with 4.5 mW/K.
[3] VCCO is the supply voltage associated with the output.
8.  Recommended operating conditions
 
Table 3. Functional table[1]
Input Input/output
OE DIR An Bn
L L A = B input
L H input B = A
HXZZ
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC(A) supply voltage A 0.5 +6.5 V
VCC(B) supply voltage B 0.5 +4.6 V
IIK input clamping current VI < 0 V 50 - mA
VI input voltage [1] 0.5 +6.5 V
IOK output clamping current VO > VCCO or VO < 0 V [3] - 50 mA
VO output voltage output HIGH or LOW state [1] 0.5 VCC + 0.5 V
output 3-state [1] 0.5 +6.5 V
IO output current VO = 0 V to VCCO
[3] - 50 mA
ICC supply current - 100 mA
IGND ground current 100 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation Tamb = 40 C to +125 C [2] - 500 mW
Table 5. Recommended operating conditions
Symbol Parameter Conditions Min Typ Max Unit
VCC(A) supply voltage A VCC(A)  VCC(B); 
see Figure 5 for maximum 
speed performance
1 . 5- 5 . 5V
VCC(B) supply voltage B VCC(A)  VCC(B); 
see Figure 5 for low-voltage 
applications
1 . 5- 3 . 6V
VI input voltage for control inputs 0 - 5.5 V74LVC4245A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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9. Static  characteristics
 
VO output voltage output HIGH or LOW state 0 - VCC V
output 3-state 0 - 5.5 V
Tamb ambient temperature 40 - +125 C
t/V input transition rise and fall rate VCC(B) = 2.7 V to 3.0 V - - 20 ns/V
VCC(B) = 3.0 V to 3.6 V - - 10 ns/V
VCC(A) = 3.0 V to 4.5 V - - 20 ns/V
VCC(A) = 4.5 V to 5.5 V - - 10 ns/V
Table 5. Recommended operating conditions …continued
Symbol Parameter Conditions Min Typ Max Unit
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ[1] Max Unit
Tamb = 40 C to +85 C
VIH HIGH-level input voltage VCC(B) = 2.7 V to 3.6 V 2.0 - - V
VCC(A) = 4.5 V to 5.5 V 2.0 - - V
VIL LOW-level input voltage VCC(B) = 2.7 V to 3.6 V - - 0.8 V
VCC(A) = 4.5 V to 5.5 V - - 0.8 V
VOH HIGH-level output voltage VI =V IH or VIL
VCC(B) = 2.7 V to 3.6 V; IO = 100 AV CC(B)  0.2 VCC(B)- V
VCC(B) = 2.7 V; IO = 12 mA VCC(B)  0.5 - - V
VCC(B) = 3.0 V; IO = 24 mA VCC(B)  0.8 - - V
VCC(A) = 4.5 V to 5.5 V; IO = 100 AV CC(A)  0.2 VCC(A)- V
VCC(A) = 4.5 V; IO = 12 mA VCC(A)  0.5 - - V
VCC(A) = 4.5 V; IO = 24 mA VCC(A)  0.8 - - V
VOL LOW-level output voltage VI =V IH or VIL
VCC(B) = 2.7 V to 3.6 V; IO =1 0 0A- - 0 . 2 0 V
VCC(B) = 2.7 V; IO = 12 mA - - 0.40 V
VCC(B) = 3.0 V; IO =2 4m A - - 0 . 5 5 V
VCC(A) = 4.5 V to 5.5 V; IO =1 0 0A- - 0 . 2 0 V
VCC(A) = 4.5 V; IO = 12 mA - - 0.40 V
VCC(A) = 4.5 V; IO =2 4m A - - 0 . 5 5 V
II input leakage current VI =5 . 5Vo rG N D - 0.1 5 A
IOZ OFF-state output current VI =V IH or VIL
[2]
VCC(B) = 3.6 V; VO = VCC(B) or GND - 0.1 5 A
VCC(A) = 5.5 V; VO = VCC(A) or GND - 0.1 5 A
ICC supply current IO =0  A
VCC(B) = 3.6 V; 
other inputs at VCC(B) or GND
-0 . 1 1 0 A
VCC(A) = 5.5 V; 
other inputs at VCC(A) or GND
-0 . 1 1 0 A74LVC4245A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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ICC additional supply current per control pin; IO =0A [3]
VCC(B) = 2.7 V to 3.6 V; 
VI =V CC(B)  0.6 V; 
other inputs at VCC(B) or GND
- 5 500 A
VCC(A) = 4.5 V to 5.5 V; 
VI =V CC(A)  0.6 V; 
other inputs at VCC(A) or GND
- 5 500 A
CI input capacitance - 4.0 - pF
CI/O input/output capacitance An and Bn - 5.0 - pF
Tamb = 40 C to +125 C
VIH HIGH-level input voltage VCC(B) = 2.7 V to 3.6 V 2.0 - - V
VCC(A) = 4.5 V to 5.5 V 2.0 - - V
VIL LOW-level input voltage VCC(B) = 2.7 V to 3.6 V - - 0.8 V
VCC(A) = 4.5 V to 5.5 V - - 0.8 V
VOH HIGH-level output voltage VI =V IH or VIL
VCC(B) = 2.7 V to 3.6 V; IO = 100 AV CC(B)  0.3 - - V
VCC(B) = 2.7 V; IO = 12 mA VCC(B)  0.65 - - V
VCC(B) = 3.0 V; IO = 24 mA VCC(B)  1.0 - - V
VCC(A) = 4.5 V to 5.5 V; IO = 100 AV CC(A)  0.3 - - V
VCC(A) = 4.5 V; IO = 12 mA VCC(A) 0.65 - - V
VCC(A) = 4.5 V; IO = 24 mA VCC(A)  1.0 - - V
VOL LOW-level output voltage VI =V IH or VIL
VCC(B) = 2.7 V to 3.6 V; IO =1 0 0A- - 0 . 3 0 V
VCC(B) = 2.7 V; IO = 12 mA - - 0.60 V
VCC(B) = 3.0 V; IO = 24 mA - - 0.80 V
VCC(A) = 4.5 V to 5.5 V; IO =1 0 0A- - 0 . 3 0 V
VCC(A) = 4.5 V; IO = 12 mA - - 0.60 V
VCC(A) = 4.5 V; IO =2 4m A - - 0 . 8 0 V
II input leakage current VI =5 . 5Vo rG N D - - 20 A
IOZ OFF-state output current VI =V IH or VIL
[2]
VCC(B) = 3.6 V; VO = VCC(B) or GND - - 20 A
VCC(A) = 5.5 V; VO = VCC(A) or GND - - 20 A
ICC supply current IO =0  A
VCC(B) = 3.6 V; 
other inputs at VCC(B) or GND
-- 4 0 A
VCC(A) = 5.5 V; 
other inputs at VCC(A) or GND
-- 4 0 A
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ[1] Max Unit74LVC4245A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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[1] All typical values are measured at VCC(A)=5 . 0V ,  V CC(B) = 3.3 V and Tamb =2 5C.
[2] For transceivers, the parameter IOZ includes the input leakage current.
[3] VCC(B) = 2.7 V to 3.6 V: other inputs at VCC(B) or GND.
VCC(A) = 4.5 V to 5.5 V: other inputs at VCC(A) or GND.
10. Dynamic characteristics
 
ICC additional supply current per control pin; IO =0A [3]
VCC(B) = 2.7 V to 3.6 V; 
VI =V CC(B)  0.6 V; 
other inputs at VCC(B) or GND
- - 5000 A
VCC(A) = 4.5 V to 5.5 V; 
VI =V CC(A)  0.6 V; 
other inputs at VCC(A) or GND
- - 5000 A
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ[1] Max Unit
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V). VCC(A) = 4.5 V to 5.5 V; tr = tf  2.5 ns. For test circuit see Figure 8.
Symbol Parameter Conditions VCC(B) 40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min Max
tPHL HIGH to LOW 
propagation 
delay
An to Bn; 
see Figure 6
2.7 V 1.0 3.6 6.3 1.0 8.0 ns
3.0 V to 3.6 V 1.0 3.3 6.3 1.0 8.0 ns
Bn to An; 
see Figure 6
2.7 V 1.0 3.4 6.1 1.0 8.0 ns
3.0 V to 3.6 V 1.0 3.4 6.1 1.0 8.0 ns
tPLH LOW to HIGH 
propagation 
delay
An to Bn; 
see Figure 6
2.7 V 1.0 3.3 6.7 1.0 8.5 ns
3.0 V to 3.6 V 1.0 2.8 6.5 1.0 8.5 ns
Bn to An; 
see Figure 6
2.7 V 1.0 3.0 5.0 1.0 6.5 ns
3.0 V to 3.6 V 1.0 3.0 5.0 1.0 6.5 ns
tPZL OFF-state to 
LOW 
propagation 
delay
OE to An; 
see Figure 7
2.7 V 1.0 4.5 9.0 1.0 11.5 ns
3.0 V to 3.6 V 1.0 4.5 9.0 1.0 11.5 ns
OE to Bn; 
see Figure 7
2.7 V 1.0 4.4 8.7 1.0 11.0 ns
3.0 V to 3.6 V 1.0 3.8 8.1 1.0 10.5 ns
tPZH OFF-state to 
HIGH 
propagation 
delay
OE to An; 
see Figure 7
2.7 V 1.0 4.5 8.1 1.0 10.5 ns
3.0 V to 3.6 V 1.0 4.5 8.1 1.0 10.5 ns
OE to Bn; 
see Figure 7
2.7 V 1.0 4.3 8.7 1.0 11.0 ns
3.0 V to 3.6 V 1.0 3.2 8.1 1.0 10.5 ns
tPLZ LOW to 
OFF-state 
propagation 
delay
OE to An; 
see Figure 7
2.7 V 1.0 2.9 7.0 1.0 9.0 ns
3.0 V to 3.6 V 1.0 2.9 7.0 1.0 9.0 ns
OE to Bn; 
see Figure 7
2.7 V 1.0 3.9 7.7 1.0 10.0 ns
3.0 V to 3.6 V 1.0 3.5 7.7 1.0 10.0 ns
tPHZ HIGH to 
OFF-state 
propagation 
delay
OE to An; 
see Figure 7
2.7 V 1.0 2.8 5.8 1.0 7.5 ns
3.0 V to 3.6 V 1.0 2.8 5.8 1.0 7.5 ns
OE to Bn; 
see Figure 7
2.7 V 1.0 3.3 7.8 1.0 10.0 ns
3.0 V to 3.6 V 1.0 2.9 7.8 1.0 10.0 ns74LVC4245A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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[1] Typical values are measured at Tamb =2 5C, VCC(A) = 5.0 V, and VCC(B) = 2.7 V and 3.3 V respectively.
[2] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
[3] CPD is used to determine the dynamic power dissipation (PD in W).
PD =C PD  VCC
2  fi  N+(CL  VCC
2  fo) where:
fi = input frequency in MHz; fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in Volts
N = number of inputs switching
(CL  VCC
2  fo) = sum of the outputs
11. AC waveforms
 
tsk(o) output skew 
time
[2] - - 1.0 - 1.5 ns
CPD power 
dissipation 
capacitance
5 V bus: Bn to An; 
VI =G N Dt oV CC(A); 
VCC(A)=5 . 0V
[3]
outputs enabled - - 17 - - - pF
outputs disabled - - 5 - - - pF
3 V bus: An to Bn; 
VI =G N Dt oV CC(B); 
VCC(B)=3 . 3V
[3]
outputs enabled - - 17 - - - pF
outputs disabled - - 5 - - - pF
Table 7. Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V). VCC(A) = 4.5 V to 5.5 V; tr = tf  2.5 ns. For test circuit see Figure 8.
Symbol Parameter Conditions VCC(B) 40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min Max
Fig 5. Supply operation area
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VM = 1.5 V at 2.7 V  VCC(B)  3.6 V;
VM = 0.5 VCC(A) at VCC(A)  4.5 V.
VOL and VOH are typical output voltage drops that occur with the output load.
Fig 6. Input (An, Bn) to output (Bn, An) propagation delays
mna366
An, Bn
input
Bn, An
output
tPHL tPLH
GND
VI
VM
VM
VOH
VOL
VM = 1.5 V at 2.7 V  VCC(B)  3.6 V;
VM = 0.5 VCC(A) at VCC(A)  4.5 V.
VX = VOL + 0.3 V at VCC(B)  2.7 V;
VY = VOH  0.3 V at VCC(B)  2.7 V.
VOL and VOH are typical output voltage drops that occur with the output load.
Fig 7. 3-state enable and disable times
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[1] VCCI is the supply voltage associated with the data input port.
[2] VCCO is the supply voltage associated with the output port.
Test data is given in Table 8. Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
Fig 8. Load circuitry for switching times
VEXT
VCC
VI VO
mna616
DUT
CL RT
RL
RL
G
Table 8. Test data
Supply voltage Input Load VEXT
VCC(A) VCC(B) VI [1] CL RL tPLH, tPHL tPZH, tPHZ tPZL, tPLZ [2]
< 2.7 V < 2.7 V VCCI 50 pF 500  open GND 2  VCCO
- 2.7 V to 3.6 V 2.7 V 50 pF 500  open GND 2  VCCO
4.5 V to 5.5 V - 3.0 V 50 pF 500  open GND 2  VCCO74LVC4245A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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12. Package outline
 
Fig 9. Package outline SOT137-1 (SO24)
UNIT
A
max. A1 A2 A3 bp cD (1) E(1) (1) eH E LL p Q Z y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm
inches
2.65 0.3
0.1
2.45
2.25
0.49
0.36
0.32
0.23
15.6
15.2
7.6
7.4 1.27
10.65
10.00
1.1
1.0
0.9
0.4 8
0
o
o
0.25 0.1
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
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Q
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Z
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L
v M A
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A
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 075E05  MS-013
pin 1 index
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0.096
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0.60
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0.394
0.043
0.039
0.035
0.016
0.01
0.25
0.01 0.004
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0.016 0.01
e
1
0 5 10 mm
scale
SO24: plastic small outline package; 24 leads; body width 7.5 mm SOT137-1
99-12-27
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Fig 10. Package outline SOT340-1 (SSOP24)
UNIT A1 A2 A3 bp cD (1) E(1) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA 
mm 0.21
0.05
1.80
1.65
0.38
0.25
0.20
0.09
8.4
8.0
5.4
5.2
0.65 1.25
7.9
7.6
0.9
0.7
0.8
0.4
8
0
o
o 0.13 0.1 0.2
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.2 mm maximum per side are not included. 
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SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm SOT340-1
A
max.
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Fig 11. Package outline SOT355-1 (TSSOP24)
UNIT A1 A2 A3 bp cD (1) E(2) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
7.9
7.7
4.5
4.3
0.65
6.6
6.2
0.4
0.3
8
0
o
o 0.13 0.1 0.2 1
DIMENSIONS (mm are the original dimensions) 
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
0.75
0.50
 SOT355-1  MO-153
99-12-27
03-02-19
0.25
0.5
0.2
w M
bp
Z
e
11 2
24 13
pin 1 index
θ
A A1
A2
Lp
Q
detail X
L
(A  ) 3
HE
E
c
v M A
X
A D
y
0 2.5 5 mm
scale
TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm SOT355-1
A
max.
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Fig 12. Package outline SOT815-1 (DHVQFN24)
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. 
 SOT815-1 - - - - - - - - - 03-04-29
SOT815-1
0 2.5 5 mm
scale
b
y y1 C
C
A C
C
B v M
w M
e1
e2
terminal 1
index area
terminal 1
index area
X
UNIT A(1)
max. A1 bc e Eh L e1 y w v
mm 1
0.05
0.00
0.30
0.18
0.5 4.5
e2
1.5 0.2
2.25
1.95
Dh
4.25
3.95
0.05 0.05
y1
0.1 0.1
DIMENSIONS (mm are the original dimensions)
0.5
0.3
D(1)
5.6
5.4
E(1)
3.6
3.4
D
E
B A
e
DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package;
no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm
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13. Abbreviations
 
14. Revision history
 
Table 9. Abbreviations
Acronym Description
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model 
TTL Transistor-Transistor Logic
Table 10. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74LVC4245A v.10 20121218 Product data sheet - 74LVC4245A v.9
Modifications: • VCC(A) and VCC(B) changed into VCC(A) and VCC(B) (errata)
74LVC4245A v.9 20121120 Product data sheet - 74LVC4245A v.8
Modifications: • Figure 4: Pin configuration drawing corrected for DHVQFN24 package
74LVC4245A v.8 20111122 Product data sheet - 74LVC4245A v.7
74LVC4245A v.7 20110812 Product data sheet - 74LVC4245A v.6
74LVC4245A v.6 20080118 Product data sheet - 74LVC4245A v.5
74LVC4245A v.5 20040330 Product specification - 74LVC4245A v.4
74LVC4245A v.4 20040211 Product specification - 74LVC4245A v.3
74LVC4245A v.3 19990615 Product specification - 74LVC4245A v.2
74LVC4245A v.2 19980729 Product specification - 74LVC4245A v.1
74LVC4245A v.1 19980729 Product specification - -74LVC4245A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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15. Legal information
15.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
15.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
15.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. NXP Semiconductors takes no 
responsibility for the content in this document if provided by an information 
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors and its suppliers accept no liability for 
inclusion and/or use of NXP Semiconductors products in such equipment or 
applications and therefore such inclusion and/or use is at the customer’s own 
risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. 74LVC4245A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for 
reference only. The English version shall prevail in case of any discrepancy 
between the translated and English versions.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors 74LVC4245A
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